Abstract-In a companion paper [6] we presented theoretical analysis of an analog network for fixed-point computation. This paper applies these results to several applications from numerical analysis and combinatorial optimization, in particular: 1) solving systems of linear equations; 2) nonlinear programming; 3) dynamic programing; and 4) network flow computations. Schematic circuits are proposed for representative cases and implementation issues are discussed. Exponential convergence is established for a fixed-point computation that determines the stationary probability vector for a Markov chain. A fixedpoint formulation of the single source shortest path problem (SPP) that will always converge to the exact shortest path is described. A proposed implementation, on a 2-complementary metal-oxide-semiconductor (CMOS) process, for a fully connected eight-node network is described in detail. The accuracy and settling time issues associated with the proposed design approach are presented.
I. INTRODUCTION
T WO important problems in applied mathematics are computations of maxima/minima and fixed points. Recently, there has been tremendous activity in applying analog computational methods for the former problem. These methods are based primarily on energy minimization techniques and have been extensively studied [17] . The object of this paper is to provide a complementary paradigm for fixed-point computations.
Fixed-point computations occur in a wide variety of applications, most notably in nonlinear and dynamic programming. Classical approaches to fixed-point computations are based on the following discrete time iteration: (1) Parallel implementations of these iterations have been extensively studied for contractions and a limited class of nonexpansive mappings [3] . The above reference also discusses synchronous and, under certain conditions, asynchronous parallel implementations of (1) for several nonexpansive mappings that satisfy the assumptions in [3] .
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In a companion paper [6] we introduced a continuous time version of the above iteration given as (2) The mapping associated with (2) requires no assumptions other than nonexpansiveness as a condition for its convergence and is therefore applicable to a wide variety of useful mappings. The system can be viewed as the limiting case of the classical overrelaxed version of (1) as the relaxation parameter goes to zero [6] . The notion of synchronism does not feature in the continuous-time version unless we reformulate the above differential equation to include delays. We do not consider delays in the present paper.
Analog parallel computation schemes have been proposed for several problems in early vision, image processing, and optimization. [33] . The work by Sudarshanan and Sunderasan [30] and its improvements [7] describe an analog parallel technique for quadratic optimization. An analog network for solving systems of linear equations is also discussed in [17] . Analog techniques for nonlinear programming are presented in [22] and their realizations, using conventional as well as switched capacitor integrators, are described in [2] and [26] . A dynamic programming network operating in the analog domain is also reported in [15] . Analog parallel networks for the shortest path problem (SPP), in particular, based on neural networks have also been reported in [1] and [34] . Our system is in the spirit of the former, but markedly is different in one important aspect; it is not based exclusively on the energyminimization paradigm (although there is an area of overlap in gradient-descent techniques as described in Section III). Instead, the system studied in this paper executes what may be considered a continuous-time version of the over relaxed fixed-point iteration. Two recent monographs [24] , [21] on this theme give a comprehensve survey and bibliography. It should be emphasized that by energy minimization methods we mean gradient flows driven by the gradient of an appropriate energy function. Any ordinary differential equation (o.d.e.) with a globally asymptotically stable attractor will have a Liapunov function which decreases along the nonconstant trajectories thereof by virtue of the converse Liapunov theorems [32] . This does not imply, however, that the driving vector field is a gradient of the same.
This approach provides a simple and natural analog parallel approach to several fixed-point computations, most notably, the dynamic programming formulations of the SPP, which is fundamental to network computations. The SPP has a wide variety of applications and analog approaches are potentially useful when the edge costs are dynamic, e.g., in data networks [3] , [4] . If the the edge costs vary at a rate that is slow compared to the settling time of the processor, the proposed approach enables the real-time computation of shortest paths without recourse to high-speed area-intensive A/D conversions. Furthermore, the approach to dynamic programming based on our system has the desirable attribute of always leading to the global optimum. This is in contrast to energy minimization formulations of SPP's, [1] , [15] , [34] , which, in addition to being complex, suffer from local minima traps (see the concluding paragraph of Section III-B for an elaboration on this point). In addition, the fixed-point computational view of nonlinear optimization permits us to make interesting observations about the behavior of gradient-descent schemes near a local minimum.
The rest of the paper consists of four sections. In Section II we introduce the notation, describe some preliminaries and restate the main convergence results of [6] without proof. Section III describes several applications of fixed-point computations under nonexpansive mappings and includes the SPP which requires convergence under the norm. In Section IV we describe a design study for a possible 2-complementary metal-oxide-semiconductor (CMOS) very large scale integration (VLSI) implementation of the paradigm for solving the single source SPP on an eight-node fully connected network. Section V concludes the paper with some relevant remarks.
II. NOTATION AND PRELIMINARIES

Let
denote the -dimensional Euclidean space and its typical element. We shall consider the following family of norms on
The following lemma collects some well-known and easily established properties of these norms.
Theorem 2.1: 1) For there exists a constant such that
2) The map is continuous. In addition, the following weighted maximum norms can be defined on :
where is a vector of weights. given by or, uncountably, many fixed points (e.g, ). The set of fixed points, denoted by henceforth, is, however, always closed.
Let : be a nonexpansive map for with a nonempty set of fixed points S.
Theorem 2.2: [6] The set is connected and the coupled dynamical system of (2) converges to a single point in which may depend on the initial condition. Furthermore, the convergence is at an exponential rate if is a -contraction.
Remark: The result and the proof detailed in [6] extend in a straightforward manner to the family of weighted norms defined in (4) above.
III. ANALOG FIXED-POINT COMPUTATIONS
FOR NONEXPANSIVE MAPPINGS The dynamical system of (2) can be applied to several problems that admit nonexpansive fixed-point formulations.
A. Solution of Equations
If :
is such that the map : is nonexpansive for some then a solution of , which is a fixed point of can be found by using the system in (2). In particular, the linear system where is a matrix can be solved using (2) if is defined as follows [3] : (5) where is a diagonal matrix whose diagonal entries are equal to the corresponding entries in and The condition for nonexpansiveness of , as defined in (5), is that all the eigenvalues of be less than or equal to unity or equivalently, the spectral radius of Since , as defined above, is such that for and then if and only if This is the weak diagonal-dominance condition on
If the above inequality is strict, then is diagonally dominant and the solution to (3) converges to its unique fixed point at an exponential rate as the associated becomes a contraction [3] . Fig. 1 shows the schematic for a computational module evaluating a component , using the above realization for The summers, multiplier,s and integrators can be implemented using conventional analog circuitry. The settling time of the circuit will be dominated by the time constant of the integrator which, when implemented in CMOS with an operational transconductance amplifier (OTA) and an integrating capacitor is given by The accuracy of the computations is limited by the matching accuracy of the current mirrors and the fidelity of the integrator and multiplier components. The current mirror accuracy can be improved using cascoded current mirrors (for matching across a wide dynamic range) and Gilbert multipliers with bipolar components whereby an accuracy of 0.01% over three orders of magnitude can be achieved [33] . The use of current-mode computations is clearly desirable given the simplicity of current-mode summing and copying operations. The above implementation uses an operational transconductance amplifier (OTA)-C integrator; thus the dynamic range of is limited to the linear range of the OTA, which is typically a few tens of millivolts in CMOS implementations. The dynamic range (equivalently the word length) of the computational element can be improved by using current-mode integrators, which remove the need for wide-range linear convertors [25] . Another related problem is to solve the system of equations where is a stochastic matrix. Then is 1-nonexpansive. Though we have not considered the case in our analysis, this special instance of it can be handled quite easily. Assuming is irreducible, the fixed points of are scalar multiples of the unique stationary probability vector for the Markov chain with transition matrix Equation (2) then becomes (6) where is the identity matrix. Since is as shown in Appendix A, 1-nonexpansive Left multiplying (6) by the row vector we get
Thus, remains constant with implying that
The vector can be retrieved from this as long as ; a restriction that needs to be imposed on the initial condition. Though the exponential convergence condition of Theorem 2.1 is not directly applicable, we can prove exponential convergence by using linear systems theory.
Lemma 3.1: exponentially Proof: See Appendix A.
B. Nonlinear Programming
Many recursive schemes for solving nonlinear programming problems involve iterations of the type where is either an contraction or a contraction with respect to the weighted norm defined in (4), [3] . Our analysis extends easily to this case. An important instance here is the gradient-descent algorithm (7) which reduces to (3) for (8) For quadratic , say, with is a two-contraction if Note that we do not change the gradient-descent algorithm; only the view point. Hence, the system is equivalent to those reported in [2] , [7] , [14] , and [30] for quadratic programming. Fig. 2 is a schematic of a computational element for performing general nonlinear optimization. This network is distinguished from previous work in that no nonlinear resistors or saturating elements are required for unconstrained optimization. In the case of quadratic computation of (8) reduces to a linear combination of summation and multiplication. It can therefore be accomplished using current summers and wide-range Gilbert multiplier components in a manner similar to the linear systems case. The use of high-precision circuit techniques, such as switched capacitor filters, can offset the problems associated with noise and parameter drift. The fixed-point view of gradient-descent schemes represented by (8) , however, enables us to analyze the behavior of gradient-descent schemes in the vicinity of local minima for a general class of nonlinear programming problems. Rewrite (7) as (9) where is a scaling parameter and :
is twice continuously differentiable with (For example, could be the energy function in Hopfieldtype neural networks.) It is easy to see that is strictly decreasing away from the set and is thus converging to a connected set of local minima, say Suppose has an open neighborhood on which the Hessian matrix is nonnegative definite. Again viewing (9) as a fixed-point computation with as in (8), the Jacobian of is given by being the identity matrix with eigenvalues being an eigenvalue of It follows that for sufficiently small ( to be precise) is two-nonexpansive and thus the arguments leading to Theorem 3.1 can be employed to show that converges to a single point of This point, however, can vary from trajectory to trajectory of the o.d.e. In fact, the above can be strengthened for general by the following time-scaling argument. If is as above and for some then and can be made small by making small. Then and therefore must converge to a single local minimum of
The gain here is nontrivial on at least three counts. Convergence of to a single point as opposed to its wandering around a connected set of local minima could be a desirable property in itself, e.g., when the triggers a control device and its stability (i.e., convergence) is preferred to jitter that could be caused by its wandering. Also, when one is reading components of after a sufficiently long time in order to evaluate approximately the local minimum, the following problem can arise.
Suppose in a two-dimensional (2-D) situation, are distinct local minima in a connected set of local minima that has attracted and due to recording device delays or otherwise one reads Then need not be a local minimum at all. This is just a simple illustration of the complications that can arise if wanders. More complicated examples can be constructed. Finally, it is easier to evolve good stopping criteria for the convergent case.
So far we have considered converting a gradient algorithm for minimization into a fixed-point computation, wherein we did not change the algorithm, only the viewpoint. The reverse situation is difficult; i.e., given a fixed-point seeking network as in (3) it is not always possible to write as for some There have been attempts in the literature to convert fixed-point computations into energy minimization computations [1] , [15] , [34] but, in addition to added complications, they suffer from the possibility of being trapped in local minima that are not fixed points. Consider, for example, where denotes the nonnegative root with and for with having several local minima other than at zero. One may consider applying gradient descent to the energy function which may get stuck in a local minimum that does not correspond to a fixed point of
C. Discounted Markov Decision Processes
Consider a controlled Markov chain taking values in a state space and an associated control space with a set of transition probabilities the probability of transition from to when control is used. Let : be a cost function and a discount factor. One aims to minimize the total discounted cost where is the control sequence. Letting where the infirmum is over all admissible is the unique solution to the dynamic programming equations Let :
denote the map Then it is easily verified that and thus the solution of (3) with this choice of converges exponentially (with time constant to the unique fixed point of Given a standard procedure yields the optimal control policy [5] .
It should be noted that extensions to more general Markov decision processes and certain other cost structures are possible. We have considered here only a simple illustrative case. Another is briefly mentioned below.
D. Stochastic SPP's
An extension of the above paradigm is a controlled Markov chain as described, but with the cost where is the first hitting time of the state The cost is then the minimum expected total cost up to the first hitting time of from the initial state, with an additional provision of explicit control dependence of the per stage cost This problem leads to the dynamic programming equations for with The solution of this set of equations is equivalent to finding the fixed point (unique in this case, see, e.g., [5] ) of the -nonexpansive map : given by
E. Network Flow Computations
Consider a directed graph
Each edge is associated with an integer referred to as the cost coefficient of Let be the flow of edge then the problem minimize (10) subject to (11) (12) is the linear network flow problem [3] . In the above and are given integers. We refer to and and the interval as the flow bounds and the feasible flow range of edge respectively. The value is referred to as the supply of a node and as the demand of node It can be shown that the assignment, max-flow, and SPP's are special cases of (10) above. The nonlinear version of the above can be formulated by replacing with nonlinear cost functions If the functions are strictly convex real valued functions, it can be shown that the resulting convex network flow (CNF) problem has a unique optimal solution.
A fixed-point iteration for solving (10) can be set up in the domain of price vectors (which are Lagrange multipliers) using the map : detailed in (pp. 457-460, [3] ). This map remains nonexpansive for the (CNF) problem and hence (3) is applicable for both the linear and nonlinear network flow computations. 
F. Dynamic Programming (SPP's)
Let be a simple weighted graph with a set of edge weights where is the cost of edge The problem is to find the shortest path costs from nodes to a single destination(or source, the problem is often referred to as the single-source SPP Then the can be shown to be the unique fixed points of the -nonexpansive map given by (13) Hence, the solutions of (3) converge to corresponding to the shortest paths. The above is the classic dynamic programming formulation of SPP, due to Bellman, and is often referred to as Bellman's equation.
G. Voltage Mode Dynamic Operator Implementation
All the applications described in the foregoing sections require a dynamic element to implement the integration implied in (1) . A transimpedance integrator provides a convenient method of realizing the term as the input to the dynamic element that computes the state variable If an ideal transconductor is used in conjunction with a capacitor a lossy integrator with finite time constant results. The ideal weighted solution for (1), in a small signal sense, is given by (14) with the proviso that remains within the linear range of the integrator (which is typically a few tens of millivolts). Fig. 3 shows a model of a nonideal transimpedance integrator in a typical CMOS implementation built using an OTA with an associated bias current and a finite output conductance The above model assumes that the input conductance of the OTA (primarily caused by the gate-to-source capacitance and associated parasitics) is negligible compared to and at the frequencies of interest. The resulting small signal response is (15) where
is the dc open loop gain, is the dominant pole, and is the output conductance of the integrator.
The single pole integrator model in Fig. 3 can be used to derive an expression that quantifies the effects of the nonideal behavior of the dynamic element when used in implementations of our fixed-point seeking system. We have (16) where
Since the ratio of to is typically several hundred for standard CMOS processes, we have assumed in the foregoing that
The first term in the above is the ideal weighted solution, while the second represents the distortion associated with the nonidealities of the transimpedance integrator. The model described by (16) was validated by comparison with circuit simulations (using level two models) of a standard two-stage OTA design in a 2--well process. The simulations confirmed that the model was robust over the frequency range where the single pole approximation is valid.
The responses predicted by the above model indicate that in addition to a finite bandwidth of operation, OTA based transimpedance integrators are unable to accurately describe the low frequency steady state solutions of the fixed-point seeking system. The distortion can be minimized by reducing For a given ouput conductance, the available design parameter is value of the capacitor which is typically restricted by the size limitations of most VLSI designs to a few picofarads. The second term in (16) provides a robust and computationally efficient method for determining the input voltage, phase distortion, and the noise limitations of these dynamical systems. It can also be used to design predistortion elements for compensation when appropriate.
IV. ANALOG VLSI IMPLEMENTATION
OF SHORTEST PATH COMPUTATION A design study of a VLSI implementation, in a 2-process, of the above shortest path fixed-point computation has been conducted. The design is an implementation of a system for computing the shortest paths from a source node on a fully connected eight-node network. The circuit uses units, each unit representing a node in the network other than the source node. The source node is represented by the ground plane. Consequently, the output currents of each unit correspond to scaled analogs of the shortest path distances from the source node. Each unit implements the computation of the term implied in (13), using three basic elements: 1) a current-mode summer to calculate 2) a current-mode minimum circuit based on a fuzzy-logic module [23] ; 3) a voltage mode integrator to realize the final steady-state shortest path values The schematic for a single unit is shown in Fig. 4 . The inputs to each unit are the interconnection costs which are brought in off chip as buffered current inputs. In addition to the simplicity of summing operations with currents, the use of current-mode computations also results in an area-efficient minimum finding circuit. This element is based on a maximum circuit which uses regeneratively connected current amplifiers (mirrors) to rapidly converge to the max value of a set of input currents. The maximum circuit is modified to form a minimum circuit by computing where is the maximum possible value (largest representable value of ) of the unit output currents. This minimum circuit uses much less die area and is typically faster and more accurate than a minimum circuit comprised of a tree of voltage comparators [23] . Recent developments indicate that, using alternative topologies, it is possible to build well-matched maximum circuits that span several die, thus increasing the number of nodes that can be processed reliably [31] . The circuit settles to the maximum of the input currents provided the dc loop gain around each pair of current mirrors is 1. Fig. 5 shows a schematic of a three-node maximum finding circuit. The complement operation required by the above equation is implemented at the output and input of the maximum circuit by using the reference current and -channel current sink mirrors. By using an OTA-C integrator, the subtraction called for by the system in (2) is carried out in the same step as the integration. The integrators, buffers, and converters are all designed around split-pole frequency compensated two-stage OTA's.
The edge costs can be brought in off chip as buffered current inputs to the individual units. Fig. 6 shows the interconnection scheme for a four-node fully connected network using the unit elements described above. The fourth (source) node is represented by the ground plane. The system was designed to compute path lengths in the range of 50-700
. The OTA-C integrator has a linear range of 40 mv and the and converters perform the necessary compression-decompression. In the case of the converter, the output stage has been designed to sink the maximum allowable current of 700 . The resistors used in the and converters are not available in a standard double poly-CMOS process and were modeled as ideal elements for the simulations. The reference current is generated using -channel current mirrors.
The accuracy of the computational elements is primarily determined by the current mirror matching accuracy. This accuracy is a function of the output conductance of the mirrors used. The relatively poor matching accuracy (10 ) of the given process necessitated the use of cascoded current mirrors at the outputs of the convertors, input stages and in the minimum finding circuit. The mirrors were sized optimally to produce mirrors with a matching accuracy of approximately 1 . The settling time of the maximum finding circuit is a function of the quiescent current and the number of nodes (Fig. 7) . The 8 node settling time is seen to be less than 10 ns, which is well under the integration time constant of 1 s. The settling times of the current mirrors are functions of quiescent current and the input step size. Figs. 8 and 9 show that the worst case settling time is also less than 10 ns. The settling time of the circuit is consequently dominated by the integration time constant.
The eight-node network was simulated using level two SPICE models to account for the finite ouput impedances of the active devices. The outputs were accurate to within 10% of the expected values in the worst case. This result is available in 100 ns in all cases. The maximum accuracy is insensitive to path length (i.e., number of edges) and occurs in the middle of the solution range when the current mirrors operate with maximum headroom.
V. CONCLUSION
Several applications of an analog parallel network for fixedpoint computation are discussed, in particular for: 1) solving systems of linear equations; 2) nonlinear programming; 3) dynamic programming; and 4) network-flow computations. Schematic circuits are proposed for representative cases and implementation issues are discussed. A robust computationally efficient model for assessing the accuracy of the dynamic element in implementing any of the above schemes is presented. A new approach to the SPP that always converges to the exact solution in all cases, based on the above fixed-point formulation is proposed. A circuit that can be used for an areaefficient analog VLSI implementation for the single-source SPP on a fully connected eight-node network is described in detail. The proposed distributed implementation is able to operate in real time on dynamic networks, when the edge costs vary at a rate slower than the settling time of the system. Finally, comparisons of the convergence rate of the dynamical system with discrete-time systems in general, and with digital implementations of the SPP in particular, are subjects for future research. This research will also include comparisons with alternative analog implementations that use current-mode integrators and switched-capacitor realizations.
APPENDIX
Proof of Theorem 3.1
Rewrite (6) as
Thus
Since is an irreducible matrix, it has a simple eigenvalue one with left and right eigenvectors and , respectively, and the real part of all other eigenvalues is strictly less than one ( [3] ). Thus, has a simple eigenvalue zero with left and right eigenvectors and , respectively and the real part of all other eigenvalues is strictly negative. Hence, (4) becomes with being a matrix with exponentially decaying terms. Thus exponentially at a rate dictated by as varies over nonzero eigenvalues of ACKNOWLEDGMENT K. Soumyanath wishes to thank S. Ritter and J. Von Arx for help in simulations and layout. The authors also wish to thank Dr. S. Zaccheo for several interesting discussions on integrators.
